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Abstract—Convolutional Neural Networks are extensively used
in a wide range of applications, commonly including computer
vision tasks like image and video classification, recognition and
segmentation. Recent research results demonstrate that multi-
layer (deep) network involving mono-dimensional convolutions
and dilation can be effectively used in time series and sequences
classification and segmentation, as well as in tasks involving
sequence modelling. These structures, commonly referred to as
Temporal Convolutional Networks (TCNs), have been demon-
strated to consistently outperform Recurrent Neural Networks
in terms of accuracy and training time [1]. While FPGA-based
inference accelerators for classic CNNs are widespread, literature
is lacking in a quantitative evaluation of their usability on
inference for TCN models. In this paper we present such an
evaluation, considering a CNN accelerator with specific features
supporting TCN kernels as a reference and a set of state-of-
the-art TCNs as benchmark. Experimental results show that,
during TCN execution, operational intensity can be critical for
the overall performance. We propose a convolution scheduling
based on batch processing that can boost efficiency up to 96%
of theoretical peak performance. Overall we can achieve up to
111,8 GOPS/s and a power efficiency of 33,9 GOPS/s/W on an
Ultrascale+ ZU3EG (up to 10x speedup and 3x power efficiency
improvement with respect to pure software implementation).
Index Terms—Temporal Convolutional Network, TCN, hard-
ware accelerator, FPGA, embedded systems
I. INTRODUCTION
The widespread use of Convolutional Neural Networks
(CNNs), as a go-to solution for a wide range of AI-related
problems, combined with the high computational load typ-
ically associated with their execution, has led researchers to
extensively work on the development of hardware accelerators
for CNN inference [2][3][4][5]. Availability of this kind of
hardware is key in embedded use-cases involving near-sensor
processing of data, according to the edge computing paradigm
[6]. Among the different solutions available in literature, an
important role is played by FPGA-based architectures, and, in
more detail, by solutions exploiting the cooperation between
general-purpose processors and FPGAs available in modern
All-programmable SoCs, e.g. Zynq and Zynq Ultrascale+
devices by Xilinx, that take profit from the efficient imple-
mentation of Multiply-And-Accumulate (MAC) operations on
the large amount of DSP Slices available [7]. CNNs have been
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employed for computer vision applications, such as image
recognition [8], [9], [10], object detection [11] or video frame
classification [12]. However, convolutional networks have also
been extended to deal with time sequences. These CNN
variations are usually indicated as Temporal Convolutional
Networks (TCNs) [13]. Multiple TCN architectures have been
proposed, reaching impressive performance on tasks such
as sentence classification [14], speech recognition [15], text
understanding [16], Natural Language Processing tasks [17]
and, more recently, machine translation [18], audio synthesis
[19], language modeling [20] or signal sequence analysis in the
healthcare domain, such as action detection [21] or ECG clas-
sification [22]. Research work of Bai et al. [1] demonstrates
that the exploitation of a Temporal Convolutional Network for
typical sequence modelling tasks often outperforms older and
better-known Recurrent Neural Networks [23] [24].
Thus, the rapidly increasing interest in TCNs pushes for
investigating on acceleration for these networks. Especially
in the embedded domain, where (near) real-time analysis of
sequences of data samples acquired by sensors is a common
case, accelerating this kind of workload on reconfigurable
devices is a very appealing approach. In this work we explore
the capabilities of a state-of-the-art CNN inference accelerator
[25] specifically enriched to provide the flexibility needed in
TCNs, to support freely selectable kernel sizes and dilated con-
volutions, with freely selectable dilation rates. We focus on an
implementation on low-cost and low-power all-programmable
SoCs, more suitable for the integration of edge-computing
and IoT processing nodes, considering two widely accessible
devices in the Zynq and the Zynq Ultrascale+ families. Perfor-
mance is evaluated over various benchmark TCNs, reporting
on absolute execution time as well as on the efficiency of
the execution with respect to the peak performance imposed
by the device resources. We propose an optimization method
relying on batch processing to improve efficiency in cases
where operational intensity is critical. We also assess the
efficiency of the FPGA-based acceleration, comparing with
software execution and with state of the art accelerators on
bi-dimensional CNNs.
The reminder of this paper is organized as follows: Section
II discusses the related work. Section III analyses the TCN
model. Section IV gives an overview of the accelerator archi-
tecture taken as reference for this work. Section V describes
implementation details and strategies. The experimental results
are presented in Section VI and Section VII. Conclusions are
exposed in Section VIII.
ar
X
iv
:2
00
5.
03
77
5v
1 
 [e
es
s.S
P]
  7
 M
ay
 20
20
2II. RELATED WORK
The landscape of FPGA-based accelerators for CNN is
crowded and multifaceted [26]. Several approaches have been
proposed in recent years, focusing both on the embedded
domain and on architectures aimed to speed-up execution
on cloud servers. However, work on FPGA acceleration has
mainly focused on classic CNN networks.
Yu et al. [27] developed an FPGA acceleration platform
that leverages a unified framework architecture for general-
purpose CNN inference acceleration at a data center achieving
a throughput comparable with the state-of-the-art GPU in this
field, with less latency. This work exploits on-chip DSPs, on
a Kintex KU115, arranged as supertile units (SUs), to over-
come the computational bound and, together with dispaching-
assembling model and broadcast caches, to deal with the
memory bound.
Zhang et. al. [28] proposed Caffeine, a hardware/software
library to efficiently accelerate CNNs on FPGAs, leveraging
a uniformed convolutional matrix multiplication representa-
tion targeting both computation-intensive convolutional layers
and communication-intensive fully connected layers of CNN
which maximizes the underlying FPGA computing and band-
width resources utilization. Ma et. al. [29] presented an RTL-
level CNN compiler that generates automatically customized
FPGA hardware for the inference tasks of CNNs from software
to FPGA. The approach proposed by [29] relies on a template
accelerator architecture described in Verilog including all the
main functions employed by CNNs such as convolutions,
pooling, etc, which are automatically customized at design
time to match the requirements of the target CNN model. The
proposed methodology is demonstrated with end-to-end FPGA
implementations of complex CNN models such as NiN, VGG-
16, ResNet-50, and ResNet-152 on two standalone Intel FP-
GAs, Stratix V and Arria 10, providing average performance
up to 720 GOps.
These two frameworks provide huge performance gains
when compared to state-of-the-art accelerators and general-
purpose CPUs and GPUs. However, both leverage large FPGA
devices such as Virtex7 and Arria 10, they mainly target server
applications exploiting batching to improve memory access
performance and bandwidth utilization.
This approach is less suitable for embedded applications
where cheap and compact SoCs integrating embedded proces-
sors and FPGAs are desirable, and images have to be processed
in real-time. In this domain, Venieris et. al. [30] presented a
latency-driven design methodology for mapping CNNs on FP-
GAs. As opposed to previously presented approaches mainly
intended for bandwidth-driven applications, this work targets
real-time applications where the batch size is constrained to
one, relying on Xilinx high-level synthesis tools for mapping
(i.e. Vivado HLS), demonstrated on relatively simple CNN
such as AlexNet, and on a very regular one such as VGG16
featuring only 3×3 kernels, providing a peak performance of
123 GOps. Other work focuses on a template-based approach
based on programmable or customizable RTL accelerators
proposed in architectures [29][31][32], more similar to the one
that is used in this paper.
SnowFlake [31] exploits a hierarchical design composed of
multiple compute clusters. Each cluster is composed of four
vectorial compute units including a vectorial MAC, vectorial
max, a maps buffer, weights buffers and trace decoders.
SnowFlake provides a computational efficiency of 91%, and
an operating frequency of 250 MHz (best-in-class for CNN
accelerators on Xilinx Zynq Z-7045 SoC). However, although
the vector processor-like nature of the accelerator is very flex-
ible, delivering significant performance also for 1×1 kernels,
it prevents to fully exploit of spatial computation typical of
application-specific accelerators, which leads to overheads due
to load/store operations necessary to fetch weights and maps
from the buffers. This is highlighted by the low utilization of
the DSP slices available on the FPGA (i.e. only 256 over
900), and by the performance when executing end-to-end
convolutional neural networks, which is lower than that of
other architectures including the proposed one even though
the operating frequency of the CNN engine is significantly
higher.
Several approaches tackling FPGA architectures for image-
processing CNN, have explored the reduction of the precision
of arithmetic operands to improve energy efficiency. Although
most of the architectures available in literature feature a
precision of 16-bit (fixed-point)[30], [31], [29] numerous
reduced-precision implementations have been proposed re-
cently, relying on 8-bit, 4-bit accuracy for both maps and
weights, exploiting the resiliency of CNNs to quantization and
approximation [32].
Qiu et. al. [32] proposed a CNN accelerator implemented
on a Xilinx Zynq platform exploiting specific hardware to
support 8/4 bit dynamic precision quantization, at the cost of
0.4% loss of classification accuracy. Other extreme approaches
to quantization exploit ternary [33] or binary [34] neural-
networks accelerators for FPGA. This approach significantly
improves the computational efficiency of FPGA Accelerators,
allowing to achieve performance level as big as 8 TOPS [33].
Recent work by Rasoulinezhad et al. [35], starting from
the Xilinx DSP slices, proposed an optimized DSP block
called PIR-DSP to efficient map 9, 4 and 2 bits data precision
MAC operations. It is implemented as a parameterized module
generator targeting both FPGAs and ASICs reaching an esti-
mate run time energy decrease up to 31% for a MobileNet-v2
implementation compared with a standard DSP mode. Other
works, like Wang et al. [36], leverage FPGA LUT blocks
as inference operators for Binary Neural Network (BNN)
achieving up to twice area efficiency compared to state-of-the-
art binarized NN implementation and against several standard
networks models.
While small networks like MNIST, CIFAR10, SVHN, GT-
SRB can reach good classification accuracy, the training is
still a big challenge for larger networks such as VGG or
ResNet [37]. The usability of extreme quantization is also not
demonstrated for TCN-related tasks, sequence classification
and modelling.
Probably the most powerful currently available FPGA-based
acceleration engine is the proprietary one offered by Xilinx,
which provides an integrated framework, called VitisAI [38],
that helps designers in mapping CNNs on a templated soft IP
3called Deep Learning Processing Unit (DPU) [39]. The DPU
provides impressive performance on CNNs, using quantization
and high clock frequency in DSP slices. Quantization is
required and can be applied automatically using a dedicated
tool included in VitisAI. DSP slices are clocked at very high
frequency, using a DSP Double Data Rate (DDR) technique
[40], which uses a 2x frequency domain to increase peak
performance. However, the support for TCN is missing, since
the DPU does not support arbitrary dilation, stride and kernel
sizes and the the VitisAI quantization process does not support
1D convolutions. To the best of our knowledge, there are
no published FPGA-based accelerators tuned to speed-up
inference for generic Temporal Convolutional Networks.
As main novel contributions of this work, we propose:
• an enriched architectural template supporting efficient
TCN inference on FPGA;
• a methodology for the optimal execution/scheduling
of data-transfers exploiting the specific sequence-based
structure of data in TCNs
• a methodology for improving efficiency based on sample
batching (sequence buffering)
• the first (to the best of our knowledge) experimental
evaluation of the usability of FPGA-based acceleration
for TCNs, based on different end-to-end benchmarks and
two APSoC devices
III. TCN MODEL GENERALITIES
A dilated convolution operation F on element s of a
sequence [1] can be defined as:
F (s) = (x ∗d f)(s) =
k−1∑
i=0
f(i) · xs−d·i (1)
where x ∈ Rn is a 1-D input sequence, f : {0, ..., k− 1} ∈
R is a kernel of size k and d is the dilation rate.
The sequence of samples that constitute the input of a TCN
can be processed both off-line or in a real-time streaming.
The second case is very useful in application cases requiring
continuous analysis of the input sequence, e.g. aimed at the
identification of specific events and/or at promptly closing
the loop on data-triggered actuations. This implies that the
sequence must be analyzed at every time step, after being
updated with a new sample. It is possible to identify the
minimal sequence size to produce a valuable output sample
as the receptive field that depends on convolutional layer
parameters such as the kernel size and the dilation rate:
receptivefield = 1 +
L∑
l=1
[k(l)− 1]× d(l) (2)
where l ∈ 1, 2...L is a layer of the network. This can
be thought of as a sliding processing window for the input
sequence.
Figure 1 highlights these concepts. It is worth noticing that
increasing the dilation parameter leads to an increase of the
network’s memory without affecting its depth.
input
layer 1: kernel_size = 2 
dilation = 1
layer 2: kernel_size = 3 
dilation = 2
layer 3: kernel_size = 4 
dilation = 3
output
t
net’s receptive field
Fig. 1: TCN execution graph. For this example, see (2),
receptivefield = 1+ (2− 1)× 1+ (3− 1)× 2+ (4− 1)× 3 = 15
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IV. REFERENCE ACCELERATOR ARCHITECTURE
Our TCN accelerator is an extension of NEURAghe [25], a
CNN inference accelerator architecture that exploits the coop-
eration between the ARM Cortex-A9 Processing System (PS)
and the Programmable Logic (PL) in Xilinx Zynq devices.
Communication at the PS-PL interface is allowed by the PS
high-performance general purpose ports. In NEURAghe, as
can be seen in Figure 2, the Programmable Logic hosts a
Convolution Specific Processor (CSP), while the processing
system acts as a General Purpose Processor (GPP) deal-
ing with tasks hard to accelerate by parallelization on pro-
grammable logic, such as data marshalling or non-Conv layers.
NEURAghe integrates a RISC-V lightweight processor inside
the CSP, dedicated to the execution of a firmware that sched-
ules data transfers and convolutions without PS intervention,
leaving the latter available for actual computation workload.
In order to support TCN execution, we have enhanced the
CPS IP, described in System Verilog and available as open
source 1. We have added new features to improve flexibility,
requiring substantial modification of the main computational
core dedicated to Multiply and Accumulate (MAC) operations
execution, called Convolution Engine, and an improvement of
the circuitry and procedures managing transfers to/from the
DDR memory. In particular, the Convolution Engine (Figure
3) is composed by a MAC Matrix of Ncols columns by Nrows
rows of Sum of Product (SoP) units in charge to calculate the
contribution of Ncols input features to Nrows output features.
Nrows Shift Adder modules sum together partial result from
1https://github.com/neuraghe/NEURAghe
4SoPs in each row with data values resulted from the Ncols
previously computed input feature partial results read from on-
chip memory, enabling successive accumulation over multiple
CE runs.
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Fig. 3: Convolution Engine. Nrows ×Ncols MAC Matrix
V. TCN SUPPORTING HARDWARE FEATURES
Considering the typical features of TCNs, we designed the
CE according to several design principles. The accelerator:
• has to be kernel size agnostic;
• must execute convolutions with multiple stride values
without performance overhead;
• must support freely selectable dilation values.
A. Freely selectable kernel sizes
To support arbitrary kernel sizes, we have chosen to dedicate
one single DSP cell to compute an entire convolution kernel,
reusing it over a number of cycles depending on the kernel
size. A new sample of the output feature under production
is thus produced after kernel size cycles and is ready to be
sent to the Shift Adder module. Using one single DSP cell
per kernel can easily require the instantiation of a very high
number of SoPs, to the aim of exploiting as many resources
as possible among those available on the target device. To
keep the MAC Matrix growth feasible, we designed SoPs
to be composed by 4 Xilinx DSP48E primitives, performing
4 MACs/cycle, operating in parallel on 4 different 16-
bit samples, as visualized in Figure 4, from 4 neighbour
convolution windows in an input feature.
DSPDSPDSPDSP
Input samples
Kerne size = 3 
Output samples
SoP
0000 1111 2222
4 MACs/cycle for 3 cycles 
Fig. 4: SoP elaboration scheme
Figure 5 represents the organization of a SoP. Considering
the template proposed in Figure 3, the MAC Matrix implemen-
tation requires a deterministic number of DSP48E primitives,
as indicated by Equation 3.
NDSPs = Nrows ×Ncols × 4 (3)
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Fig. 5: Sum of Product Unit
B. Flexible activations and weights fetching
To enable arbitrary stride and dilation values, the fetching
of input samples from the internal memory has been designed
to be very flexible. Each CE port dedicated to input samples is
endowed by a programmable Activation Source module, while
weight kernels are fetched from Weight Memory banks by
means of Weights Source modules. Such source modules can
be programmed at start-up according to stride, dilation, aspect
ratio and size of activations and weight kernels. Fetching of
bi-dimensional memory sections is enabled, to support generic
CNN execution.
The memory subsystem has been designed to enable conflict-
less loading of neighbour convolution windows. The Activa-
tion Source module controls Ncols ports of the convolution
engine. Each one loads samples from a dedicated BRAM
module. Considering that four samples, belonging to different
windows, can be loaded in the same cycle, to support stride
values up to 3 samples (which is sufficient to support most
of the TCN use-cases available in literature), each module
of the activation memory has to be composed of at least 8
different independently accessible RAMB18 modules. Figure
7 represents an example where a different configuration of
RAMB18 modules can determine a conflict.
7 6 5 4 3 2 1 0
00 00
0
4
8
…
1
5
9
…
2
6
A
…
3
7
B
…
B A 9 8 BRAM MODULE
Input samples written to RAMB18 banks
Stride = 2 Samples to be read in the first cycle
Conflict !
DSPDSPDSPDSP
…
Fig. 7: BRAM read conflict example. Samples are stored in BRAM
modules using interleaving. Consecutive samples are stored in adja-
cent RAMB18 banks. 4 DSP slices in a SoP units, with stride 2, in
the first cycle of the convolution, load respectively samples 0,2,4,6.
With four RAMB18 banks, samples 0-4 and 2-6 are on the same
bank, creating a conflict.
Moreover, the Weight source module controls one port per
each SoP in the matrix, which has to be implemented by at
least one RAMB18 module.
Finally, the CE has a set of ports that are used to write
results and to load previously computed partial results, when
a convolution requires to accumulate over several accelerator
operations. These ports are controlled by a Partial Result
Source module and by an Output Sink module. Each of
these modules controls Nrows ports, each one writing/reading
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Fig. 6: Memory transfers
four samples simultaneously. Thus BRAM modules in the
corresponding memory region are composed by at least 8
RAMB18 modules each.
Samples and weights, in the experiments presented in this
paper, are all using a 16-bit data format, thus RAMB18
modules are configured to expose two 16-bit addressable ports
and can be 1024 words deep.
Considering the described organization, a given architectural
configuration requires a number of RAMB18 primitives that
can be deterministically estimated as indicated in Equation 4.
NBRAMs = Nrows×Ncols+Ncols×8+(Nrows×2)×8+32
(4)
The first component corresponds to weight memory, the
second to the modules storing input activations, the third
to output and partial results memories. 32 blocks are used
to implement the RISC-V scheduler instruction memory and
private memory.
C. TCN support in firmware
The programming model used in NEURAghe envisions the
ARM-based processing system in the Zynq platforms to exe-
cute a C program implementing the neural network inference.
When the accelerator implemented in the programmable logic
has to be used. The program in the PS sends commands
describing the layer to be executed. The RISC-V soft-core
in the accelerator decodes the command and decomposes the
layer in sub-operations, namely partial convolutions in the
accelerator and data transfers from/to the off-chip memory,
executing an optimized firmware which is also coded in C.
The firmware uses a double-buffering technique, to allow the
accelerator to overlap transfers phases with convolutions, as
represented in Figure 8, reducing as much as possible idle
times in the CE to exploit the processing capabilities of DSP
slices with maximum efficiency.
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Fig. 8: Scheduling scheme
When considering TCN executions, the previously described
paradigm has to be applied to the characteristics of the
algorithm. For every Convolutional Layer in a TCN, given
its kernel size and a dilation, it is possible to consider a local
receptive field, indicated as RFlocal in Equation 5, that is the
minimum amount of layer’s input samples per channel needed
to produce a valuable output sample.
RFlocal = 1 + (k − 1)× d (5)
Figure 9a shows how input and output transfers are imple-
mented for TCNs. At every new time step, input to a layer
is updated by adding one new sample to input features. In
order to execute the layer, the firmware triggers DMA transfers
to load to the activation input memory RFlocal samples per
each input feature. After the execution, one output sample is
produced per output feature. Output samples are sent to DDR
using an output DMA transfer, to be stored until the next time
step.
6Layer N (Kernel size = 2, Dilation = 3)
Receptive field 
(from DDR to internal memory 
via DMA) 
New Sample
Layer N+1 (Kernel size = 2, Dilation = 2)
Produced output 
(from internal memory to DDR 
via DMA) 
Receptive field 
(from DDR to internal memory 
via DMA) 
Produced output 
(from internal memory to DDR 
via DMA) 
(a)
Layer N (Batch size = B)
Layer N+1 (Batch size = B)
New Samples (B)
(b)
Fig. 9: TCN execution on NEURAghe
D. Improving through batch processing
Although the previous approach provides the minimum
classification/recognition latency, executing the network every
time a new sample is available to update the input sliding
window, it can determine performance to be bandwidth lim-
ited. This is because all of network parameters/weights must
be loaded for every layer. So, despite the double-buffered
scheduling strategy, transfer and computation phases hardly
overlap, affecting the operational intensity of the application.
The roofline model in Figure 10 shows performance trend
Batch size = 1
Batch size = 8
Batch size = 348
1
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Fig. 10: Use case benchmark’s Roofline Model for the Convolution
Specific Processor (12x4 MAC Matrix in Z-7020 SoC) with respect
to different batch sizes
starting from the sample-by-sample processing (leftmost red
cross), on a use-case that will be presented in the following.
If the latency constraint is not extremely tight, it is possible
to pre-buffer input samples in order to process longer sample
sequences (batch) and produce more output with every exe-
cution. Figure 9b shows the transfer scheduling when batch
size is increased. As the batch size increases the architecture
gets closer and closer to the computational limit (rightmost red
cross on the roofline plot of Figure 10) because of the growing
number of operations performed. In this way, it is possible
to increase the utilization of computing resources and to gain
efficiency. As may be noticed in Figure 10, when sample batch
size is small, besides being on the badwidth-limited region of
the plot, points in the roofline model are also distant from the
theoretical achievable performance. This is due to overheads
related with CE programming/warm-up, and to initial and final
input/output transfers, which cannot overlap with convolutions.
The impact of this overhead is limited when the operational
intensity increases, reducing the distance between points and
the theoretical roofline model.
VI. HARDWARE IMPLEMENTATION EVALUATION
A. Design Space Exploration
A designer willing to use the NEURAghe template, on a
given target SoC, has multiple possible architectural config-
urations available. In order to perform a careful selection, it
is possible to perform a simple design space exploration and
to choose a near-optimal setup from the performance point
of view. To select the architectures presented in this paper,
we have used a simple grid search that evaluates multiple
configurations, featuring different values of Nrows and Ncols,
to maximize the number of SoPs, while keeping the number
of used DSPs and BRAMs in the range of availability imposed
by the target SoC. Table I shows utilization numbers estimated
using the Equations 3 and 4. Light-gray coloured cells in the
table indicate which configurations are not implementable in
a Z7020 SoC, due to excessive DSP or BRAM utilization.
Darker-coloured cells indicate configurations that are not fea-
sible in an Ultrascale+ ZU3EG device.
TABLE I: RAMB18 and DSP utilization in NEURAghe architecture
with respect to the MAC Matrix shape
Ncols
144 156 168 180 192 204 216 228 240
4
64 80 96 112 128 144 160 176 192
164 177 190 203 216 229 242 255 268
5
80 100 120 140 160 180 200 220 240
184 198 212 226 240 254 268 282 296
6
N
r
o
w
s
96 120 144 168 192 216 240 264 288
204 219 234 249 264 279 294 309 324
7
112 140 168 196 224 252 280 308 336
224 240 256 272 288 304 320 336 352
8
128 160 192 224 256 288 320 352 384
244 261 278 295 312 329 346 363 380
9
144 180 216 252 288 324 360 396 432
264 282 300 318 336 354 372 390 408
10
160 200 240 280 320 360 400 440 480
284 303 322 341 360 379 398 417 436
11
176 220 264 308 352 396 440 484 528
304 324 344 364 384 404 424 444 464
12
192 240 288 336 384 432 480 528 576
4 5 6 7 8 9 10 11 12
avail. avail. out of
RAMB18 DSP selected resources
Z7020 280 220
ZU3EG 432 360
RAMB
DSP
7B. Implementation on different SoCs
We have implemented the NEURAghe configurations with
different Convolution Engine’s MAC Matrix shapes, selected
after the DSE process, on two target platforms: a Xilinx Zynq
Z-7020 and a Xilinx Zynq Ultrascale+ ZU3EG. For the Z-
7020 we have selected two configurations, featuring a similar
number of DSP slices and similar clock frequencies. Table II
shows resource occupation on the reconfigurable logic of a first
configuration implemented on the Z-7020, featuring a 12×4
MAC matrix of SoP units, that can be clocked up to 120 MHz,
providing peak performance of 46 GOPS/s. Table III shows
results related with a similar configuration that integrates an
11×5 MAC matrix, using slightly more DSPs but clockable
up to 110 MHz, with a peak performance of 48.4 GOPS/s.
Finally, Table IV describes the results of the implementation
of a configuration, featuring a 9×10 MAC matrix of SoP
modules, on the ZU3EG. This design uses all the DSP slices
on the chip and can be clocked at 180 MHz, providing a peak
of 129.6 GOPS/s.
TABLE II: Resource occupation on a Xilinx Zynq Z-7020 (12x4
MAC matrix)
DSP BRAM LUTs LUTs Regs
(logic) SR
Used 192 120 47230 259 26942
Available 220 140 53200 53200 106400
% 87.27 85.71 88.78 1.49 25.32
TABLE III: Resource occupation on a Xilinx Zynq Z-7020 (11x5
MAC matrix)
DSP BRAM LUTs LUTs Regs
(logic) SR
Used 220 128 42964 283 26962
Available 220 140 53200 53200 106400
% 100 91.4 80.76 1.63 25.34
TABLE IV: Resource occupation on a Xilinx Zynq UltraScale+
ZU3EG (9x10 MAC matrix)
DSP BRAM LUTs LUTs Regs
(logic) SR
Used 360 354 47857 159 26463
Available 360 432 70560 70560 141120
% 100 81.94 67.82 0.4 18.75
VII. EXPERIMENTAL RESULTS
We tested the actual level of performance that can be
achieved using the accelerator on three different benchmarks,
trying to cover as much as possible the landscape of TCNs
presented in literature:
• a plain TCN network for ECG monitoring and classifica-
tion (Goodfellow et al. [22]), that performs classification
over single lead ECG waveforms and reaches around 90%
average accuracy. We call this benchmark ECG in the
following. This benchmark exposes real-time constraints
and can be used to assess the usability of the accelerator
in this kind of context.
• A network, called hereafter Res-TCN, based on residual
units, with a structure taken from the Resnet family
presented in [41]. The TCN is presented in ([21]) authors
started from a 3D human action recognition dataset with
3D full skeleton annotations to extract a 1D feature
representation per frame resulting in a 150-dimensional
vector.
• A more complex network, based on WaveNet (Van De-
nOord et al. [14]), for Polyphonic Note Transcription of
Time-Domain Audio Signal ([19]). We indicate this use-
case as WN-PNT.
We have considered three system implementations using
NEURAghe, two of them, 11×5 and 12×4, implemented
on a Zedboard development board, with the MAC matrix
respectively clocked at 70 and 80 MHz, and one implemented
on the Ultra96 development board, with MAC Matrix clocked
at 180 MHz.
Table V shows the comparison between on-chip memory
capabilities for each system implementation and the memory
footprint of each use-case network that regards the overall
occupation of weight kernels and input features through all
layers, considering the sample batch size values that will be
used in the following. As may be noticed, all the networks
must be adequately managed with the scheduling strategy
presented in section V-C, since their activation and weight
memory footprint exceeds the memory available on the con-
sidered low-cost hardware platforms.
TABLE V: Implementation related on-chip memory capabilities and
use-case networks memory footprint
input features [kB] weight kernels [kB]
12x4 on Z-7020
on-chip memory 192 96
11x5 on Z-7020
on-chip memory 176 110
9x10 on ZU3EG
on-chip memory 144 180
ECG: B=1 B=8 B=348
memory footprint 216,8 250,8 1696,5 11495,6
Res-TCN: B=1 B=144
memory footprint 37,3 511,5 5424,8
WN-PTN: B=1 B=504
memory footprint 553,5 5846,49 3328,8
A. ECG classification use-case
The network consists of several computational blocks
mostly made of a 1D Convolutional layer, a batch normaliza-
tion layer, a ReLU and a dropout stage, operating on streams
of 16-bit samples, acquired at 300 Hz frequency. In this case,
we have assessed three different operating modes:
• minimum latency mode,
• maximum throughput mode,
• real-time execution.
The first one provides classification in output after minimum
latency. The network is executed as soon as possible per
every input sample. In the second operating mode, sample
batching is used extensively, to maximize throughput without
considering latency as an optimization objective. In the third
mode, sample batching is exploited just enough to reach
8a throughput that allows respecting the real-time constraint
posed by the input sampling frequency (300 Hz).
Figure 11 shows the performance achieved on this bench-
mark by configurations implemented on the Zedboard, while
Figure 12 shows execution times.
As expected, without sample batching, performance is
significantly bandwidth-limited. In minimum latency mode
(B = 1 in the Figure), efficiency is very low for every layer,
and consequently on the whole network. DSPs have very long
idle times and actual performance is very far from the peak.
Execution time is around 17 ms with the 12×4 matrix, and a
bit higher with the 11×5.
To design the maximum throughput mode, we have iter-
atively tested different batch size values, to identify which
value saturates the benefits achievable with sample batching.
For this benchmark, such value is B=348, corresponding to a
latency of around 1.2s. In this case, both configurations can
operate very near to the peak performance, with an average
efficiency of around 0.9. Some layers, especially Type 1, are
still less efficient, however, their contribution to the overall
execution time is limited. In maximum throughput mode, each
network execution takes around 140 ms, producing in output
classification of 348 sample consecutive sample sequences,
corresponding to one sample every 0.4ms.
Finally, the real-time constraint requires to process one
sequence in less than 3.3 ms. To design the real-time operating
mode, by exploring the batch size, we identified B = 8, to
be the lowest value enabling that respects such requirement.
Execution time is around 17 ms, corresponding to around 2
ms per sample.
Since 12×4 is more efficient than 11×5 in all modes,
in this case higher frequency is more important than the
number of MACs, due to better utilization with the specific
layer characteristics (the matrix is partially unused in the
final operations of a convolution when the number of output
features is not a multiple of 5).
TABLE VI: Convolutional Layer characteristics for Network ECG
[22]
type type type type type type type type
1 2 3 4 5 6 7 8
inputfeatures 1 320 256 256 128 128 128 64
outputfeatures 320 256 256 128 128 128 64 64
Kernel size 24 16 16 8 8 8 8 8
dilation rate 1 2 4 4 6 8 8 8
The results are similar on the Ultra96 board, with increased
performance, obviously, due to the higher clock frequency and
the higher number of SoP modules. Efficiency and execution
time are shown respectively in Figure 13 and in 14. Using
minimum latency, efficiency is very low due to the bandwidth
limits. Using B = 348 we have around 0.9 efficiency corre-
sponding to around 0.1 ms per sample. To respect real-time
constraint with minimum latency we can use B = 4.
B. Res-TCN use-case
This use case considers execution of the network presented
in [21], made of stacked residual units, which perform 1D
convolutions. Table VII shows the characteristics for the
different types of Convolutional Layer in the network.
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Fig. 11: Efficiency comparison on ECG [22] for NEURAghe 12x4
and 11x5 MAC matrix configurations
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Fig. 12: Execution Time comparison on ECG [22] for NEURAghe
12x4 and 11x5 MAC matrix configurations
Figure 15 shows efficiency and execution time on this
benchmark, highlighting contributions of the single layers.
Behaviour is similar to the ECG use case on both boards.
Executing the processing after each sample (B = 1), the
efficiency is very limited for all the layers. Increasing B,
the accelerator provides much better throughput. The layers
executed less efficiently are the early layers, especially the first
type, that pays for a significant underutilization of the MAC
Matrix, due to the low number of input features. However,
its contribution to the overall efficiency is marginal. Layers
that show longer execution time are placed at the end of the
TCN graph. These layers account for the highest contribution
to the overall workload and, as shown in Figure 15b and 16b,
are executed quite efficiently when sample batching is used
(B = 144). Sample batching is more effective on the Zed-
board, that integrates a MAC Matrix with less input and output
ports, thus requires longer runs to complete convolution, which
reduces the impact of data-transfer and accelerator warm-up
overheads.
TABLE VII: Convolutional Layer characteristics for Res-TCN [21]
type type type type type type
1 2 3 4 5 6
inputfeatures 150 64 64 128 128 256
outputfeatures 64 64 128 128 256 256
Kernel size 8 8 8 8 8 8
stride 1 1 2 1 2 1
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Fig. 13: Efficiency on ECG [22] for NEURAghe 9x10 MAC matrix
configuration in ZU3EG
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Fig. 14: Execution Time on ECG [22] for NEURAghe 9x10 MAC
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C. WN-PNT use-case
This case considers a network derived from WaveNet (Van
Den Oord et al. [19]) for Polyphonic Note Transcription of
Time-Domain Audio Signal ([42]). It is made of 20 stacked
residual blocks composed by a 1 × 1 skip connection and a
Dilated Convolutional block of 128 channels each. Filter Size
is 2 and the dilation factor grows like 2k where the residual
block index k ∈ {0, 1, 2...9, 0, 1, 2...9}.
This case is especially challenging, due to the small size
of kernels (kernel size = 2 in most layers) and because
the sample acquisition frequency is 16KHz, posing hard
constraints about real-time execution. Thus we focus on the
Ultra-96 board, relying on its higher clock frequency to
achieve the required throughput. As may be noticed in Figure
17a, in general, this use case is executed less efficiently on the
platform, none of the layers reaches more than 0.56 efficiency.
This is because the execution of the actual convolution kernels
takes only two cycles and thus hardly overlaps with input
data transfers. Batch size can be used to increase the reuse of
weights, once they are loaded to the weight memory region,
but, at the same time, has an impact on the duration of input
and output transfers. To compensate this issue, considering that
the total size of the local receptive fields in the network allows
for the continuous storage on the on-chip memory for almost
all layers, (unless for types 8, 9 and 10), we have slightly
modified the scheduling described in Figure 8. In this use-
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Fig. 15: Efficiency trend and Execution Time on Res-TCN [21]
for different batch sizes for NEURAghe 12x4 and 11x5 matrix
configuration in Z-7020 SoC
case, we transfer to/from DDR only new output/input samples,
while keeping the rest of the local receptive fields in the on-
chip memory. As shown in Figure 17b, using B = 504 we
can process 504 samples in around 19ms, thus respecting the
real-time constraint posed by the use-case.
D. Assessment of hardware vs. software speed-up
In order to evaluate the benefits obtained by on-FPGA accel-
eration, we have compared the execution of the convolution-
related load of the three benchmarks on NEURAghe, with
the execution on an A53 quad-core ARM processor, using
the ARM Compute Library optimized functions 2. As may
be noticed, NEURAghe provides up to 10.8x, 10.7x and 5.7x
speed-up on the three reference benchmarks, and considering
the power consumption of the two platforms (around 0.9 W
for the A53 cores and around 3.3 W for NEURAghe), PL-
based acceleration provides improvement, in terms of power
efficiency, corresponding to 33,8 GOPS/s/W , 26,3 GOPS/s/W
and 15 GOPS/s/W respectively.
2Since ARM-CL does not support dilated 1D convolution, for the sake
of comparison, we have evaluated execution time on the A53 on analogous
convolution layers, without dilation. Considering that in dilated convolutions
input samples are not adjacent in memory, the exploitation of the vector
processing in the ARM-CL could be suboptimal, thus the execution time
reported in Figure 18a for the A53 could be underestimated. Our own software
implementation (unoptimized) of a dilated convolution performs one order of
magnitude slower than what reported for ARM-CL.
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Fig. 17: Efficiency trend and Execution Time on WN-TCN [42] for
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Fig. 18: Execution time and power efficiency comparison between
software execution on a Cortex-A53 quad core and NEURAghe
(ultra-96).
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E. Comparison to other APSoC based accelerators
As mentioned, literature is lacking TCN evaluations on
FPGA-based accelerators. The only attempt available is [43],
which is strictly customized for a autoregressive TCN and is
implemented on a high-end board non usable in the embedded
domain. However, when designing the TCN-supporting ver-
sion of NEURAghe, we have considered compatibility with
2D convolutions for classic CNN acceleration. Moreover, the
improved flexibity of the architecture, in terms of kernel size
and stride, allows for some improvements with respect to
other approaches in the literature targeting low-to-mid All-
programmable SoCs. In Table VIII we report comparative
results with state-of-the-art on two well known networks for
image classification, ResNet-18 and VGG-16. We compare
to other accelerator architectures, [44], [45] and [46], that
are implemented on the same kind of hardware and use
the same 16-bit data precision. On VGG-16, that exposes
quite regular kernel sizes and stride values, our work shows
comparable performance with respect to the alternatives. It
executes convolutions slightly faster than [44] and [45] and
around 13% slower than [46]. On ResNet-18, which exposes
more variable kernel sizes and strides, we can reduce a lot
of overheads that must be payed by more static architectures,
executing the whole convolution workload 40% faster than
[44].
VIII. CONCLUSIONS AND FUTURE WORK
In this work, we have presented an accelerator architecture
supporting Temporal Convolutional Networks, implemented
on FPGA-based SoCs. We have presented the accelerator
11
TABLE VIII: Comparison between this work, previous version ([44])
and other works on ResNet-18 and VGG-16. Xilinx Zynq Z-7020
This This
Work [44] Work [44] [46] [45]
ResNet-18 VGG-16
Xilinx Zynq SoC Z-7020 Z-7020 Z-7020 Z-7020 Z-7020 Z-7020
Freq. [MHz] 120 120 120 120 125 150
GOPS/s 26,5 16,1 42,62 42.48 48.53 31.38
features serving this specific computing pattern, such as the
capability of supporting arbitrary kernel size, dilation rate
and stride values without overhead. We have also shown
how data transfers from-to off-chip memory can be managed
in TCNs and how performances improve by changing the
computational paradigm, going from a latency constrained
approach to a batched approach, that trades latency for
throughput. We applied this method to three notable TCNs and
using two different SoCs as a target, analyzing throughput,
latency and efficiency figures, and the capabilities of the
system to respect real-time constraints. Results show that using
sample batching, we can achieve efficiency up to 0.96, 0.86
and 0.57 on the three use-cases. In the two use-cases with
real-time requirements, an adequate sample batching can be
used to achieve sufficient throughput to timely process all
input samples. We also compared the execution of the use-
cases on a Cortex A53 quad-core, to evaluate the achievable
speedup, noticing up to 10x execution time reduction, with
an improvement in power efficiency that ranges from 2x to
3.5x depending on the benchmark. Finally, we validated the
compatibility of proposed architectural solutions with state-of-
the-art CNNs used in the image processing domain, by direct
comparison with previous work on APSoC-based accelerator,
showing similar performance with respect to CNN-targeting
alternatives when regular network topologies are targeted and
40% improvement when targeting more irregular patterns.
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